

Full System Modeling and Simulation for RISC-V Platform Co-Design

John Leidel
Chief Scientist

tactcomplabs.com



Outline

- *Who is TCL?*
 - *Full System Modeling & Simulation for Co-Design*
- 

A large, abstract graphic on the right side of the slide, composed of several overlapping, semi-transparent red polygons of various shapes and sizes, creating a dynamic, layered effect.





Who is TactCompLabs

History of TactCompLabs

- Founded in 2016 as a private research and development firm
- Private “think-tank” for advanced computing projects
- Clients in HPC, AI/ML, US Govt and space industry
- Dr. John Leidel
 - Found & Chief Scientist
 - ~25 years of experience in HPC
 - Leads compiler development, system software, performance analysis and application development
- David Donofrio
 - Chief Hardware Architect
 - ~25 years of experience in FPGA + ASIC design
 - Former architecture lead at Lawrence Berkeley National Lab
 - Leads hardware, design tool and micro architecture development





Goal: Change the face of high performance computing by merging traditional software and hardware design and development




A large, abstract graphic on the right side of the slide, composed of several overlapping, semi-transparent red polygons of various shapes and sizes, creating a dynamic, layered effect.

◆ Full System Modeling & Simulation for Co-Design

Stages of ISA Modification (The Kathy Yelick paradigm)



Full System Co-Design



Modeling & Simulation



RTL Implementation



VERILATOR



RAJV

Compiler/Programming Model Implementation




kokkos




Specification



Performance Tuning



Performance Modeling



Co-Design for Space: RADRISC

- NASA SBIR project to investigate deploying RISC-V for mixed space flight operations
 - In-flight telemetry/navigation
 - Onboard scientific experiments
 - Autonomous vehicles/satellites
- Full system simulation infrastructure using SST parallel simulator
 - RISC-V, network models, memory models
 - Tunable radiation attack modeling
- Fully integrated RTL models
- Sim/RTL Software infrastructure with cross compatibility

